5

8

9

7

10

12

14

13

15

17 18

19 20

21

22

24 25 This listing of claims will replace all prior versions, and listings, of claims in the application:

Claim I (Original): An apparatus comprising:

- a substrate having first and second opposite edges;
- a plurality of memory devices disposed on the substrate;

PLL

a plurality of channels extending between the opposite edges, wherein each of the plurality of memory devices is coupled to one of the plurality of channels; and

electrical contacts at the opposite edges of the substrate configured to allow communications through the channels via the electrical contacts.

Claim 2 (Original): An apparatus as recited in claim 1 wherein the substrate has a first side and a second side, the plurality of memory devices being disposed on both sides of the substrate.

Claim 3 (Original): An apparatus as recited in claim 1 wherein the substrate has a first side and a second side, the plurality of channels extending across both sides of the substrate.

Claim 4 (Original): An apparatus as recited in claim 1 wherein each channel includes a plurality of conductors, the plurality of conductors following a substantially linear path across the substrate.

8

12

13

16 17

15

19

20

18

21 22 23

24

25

Claim 5 (Original): An apparatus as recited in claim 1 wherein each channel includes a plurality of conductors, the plurality of conductors having lengths that are approximately equal.

Claim 6 (Original): An apparatus as recited in claim 1 wherein the substrate has one or more surfaces and the memory devices are mounted on such one or more surfaces of the substrate.

Claim 7 (Original): An apparatus comprising:

a first substrate having a plurality of memory devices disposed thereon and a first channel portion extending across the first substrate, the first substrate having opposite ends and contacts at the opposite ends to allow communications through the first channel portion via the contacts at the opposite ends of the first substrate;

a second substrate having a plurality of memory devices disposed thereon and a second channel portion extending across the second substrate, the second substrate having opposite ends and contacts at the opposite ends to allow communications through the second channel portion via the contacts at the opposite ends of the second substrate; and

a first connector configured to communicatively couple the first channel portion to the second channel portion through at least some of the contacts of the first and second substrates, wherein the first connector engages contacts at a first of the ends of the first substrate and engages contacts at a first of the ends of the second substrate.

LEE & HAYES, PLIC 3

Claim 8 (Original): An apparatus as recited in claim 7 wherein the coupling of the first channel portion to the second channel portion through the connector forms a channel.

PLL

Claims 9 and 10 (Canceled)

Claim 11 (Original): An apparatus as recited in claim 7 wherein the first channel portion includes a plurality of conductors following a substantially linear path across the first substrate.

Claim 12 (Original): An apparatus as recited in claim 7 wherein the second channel portion includes a plurality of conductors following a substantially linear path across the second substrate.

Claim 13 (Original): An apparatus as recited in claim 7 wherein the first channel portion includes a plurality of conductors having lengths that are approximately equal.

Claim 14 (Original): An apparatus as recited in claim 7 wherein the second channel portion includes a plurality of conductors having lengths that are approximately equal.

Claim 15 (Original): An apparatus as recited in claim 7 further including a third substrate coupled to the first connector.

5

4

8

9

10

13

12

15

14

16

19

20

18

21

23

22

25

24

Claim 16 (Original): An apparatus as recited in claim 15 wherein the third substrate includes a third channel portion extending across the third substrate.

PLL

Claim 17 (Original): An apparatus as recited in claim 15 wherein the third substrate includes a third channel portion extending across the third substrate, the third channel portion including a plurality of conductors following a substantially linear path across the third substrate.

Claim 18 (Original): An apparatus as recited in claim 15 wherein the third substrate includes a third channel portion extending across the third substrate, the third channel portion including a plurality of conductors having lengths that are approximately equal.

Claim 19 (Original): An apparatus as recited in claim 7 further including a second connector that engages contacts at a second of the ends of the first substrate and engages contacts at a second of the ends of the second substrate.

Claim 20 (Original): An apparatus as recited in claim 19 wherein the second connector is coupled to a motherboard.

Claim 21 (Original): An apparatus comprising:

- a motherboard; and
- a first memory module having contacts at opposite ends thereof, a first channel portion extending across the first memory module between the contacts;

б

7

8

9

10

11

12 13

14

15

16

18 19

20

21

22 23

24 25

a second memory module having contacts at opposite ends thereof, a second channel portion extending across the second memory module between the contacts;

a first connector coupling the first memory module to the second memory module through contacts at first ends of the first and second memory modules; and

a second connector that engages contacts at the second ends of the first and second memory modules.

Claim 22 (Canceled)

Claim 23 (Original): An apparatus as recited in claim 21 wherein a channel extends across the first memory module, the second memory module, and the first connector.

Claim 24 (Previously presented): A method comprising:

arranging channel portions on a substrate such that the channel portions extend between opposite edges of the substrate:

arranging contacts at the opposite edges of the substrate to allow communication between the contacts at the opposite edges through the channel portions;

arranging channel portion conductors such that the length of the channel portion conductors between opposite edges of the substrate is approximately equal; and

coupling together a pair of such substrates using a connector, a channel extending across the pair of substrates and the connector.

3

5

7

8

9

11

12

13

15

16

18

20 21

22

24 25 Claim 25 (Original): A method as recited in claim 24 further including propagating signals through the channel.

Claim 26 (Original): A method as recited in claim 24 further including arranging a plurality of memory devices on the substrate such that each memory device is coupled to a channel portion.

Claim 27 (Original): A method as recited in claim 26 further including propagating signals through the channel portions to perform memory operations.

Claim 28 (Original): A method as recited in claim 24 wherein each channel portion includes a plurality of conductors, each of the conductors having approximately equal lengths along the entire length of the channel portion.

Claim 29 (Original): A method as recited in claim 24 wherein each channel portion includes a plurality of conductors following a substantially linear path across the substrate.

Claim 30 (Original): A method as recited in claim 24 wherein channel portions are arranged on both sides of the substrate.

Claim 31 (Previously presented): A memory system comprising: first and second memory modules;

11

12

15

17

18

19

20

21

22

23 24

25

each of the first and second memory modules having contacts at first and second opposite ends thereof and having one or more communication channel portions extending between the contacts;

each of the first and second memory modules having a surface and one or more memory devices mounted to the surface, the one or more memory devices being communicatively coupled to the one or more communication channel portions;

one or more board connectors that engage the contacts at the first ends of the first and second memory modules to allow communications through the one or more communication channel portions of the memory modules;

a coupling that engages the contacts at the second ends of the first and second memory modules, the coupling being configured to communicatively couple the one or more channel portions of the first and second memory modules and to thereby form one or more communication channels that each comprise at least one of the communication channel portions of the first memory module and at least one of the communication channel portions of the second memory module.

Claim 32 (Previously presented): A memory system as recited in claim 31, wherein the communication channel portions comprises a plurality of conductors following substantially linear paths across the respective memory modules.

Claim 33 (Previously presented): A memory system as recited in claim 31, wherein each communication channel portion comprises a plurality of conductors having lengths that are approximately equal.

LEE & HAYES, PLAC 8 RBJ-008US.MOA

5 6

8 9

7

10 11

12 13

14 15

16

18

19

17

20 21

23

22

24 25 Claim 34 (Previously presented): A memory module comprising:

a substrate having opposite ends and at least one surface;

contacts at the opposite ends of the substrate;

one or more memory devices mounted to the surface of the substrate; and one or more communication channel portions extending across the module between the contacts, the one or more communication channel portions being configured to allow communications through the contacts with the one or more memory devices.

Claim 35 (Previously presented): A memory module as recited in claim 34, wherein the substrate has opposing surfaces, and the one or more memory devices comprise at least one memory device mounted on each of the opposing surfaces of the substrate.

Claim 36 (Previously presented): A memory module as recited in claim 34, wherein the substrate has opposing surfaces, and the one or more communication channel portions comprise at least one communication channel portion extending across each of the opposing surfaces of the substrate.

Claim 37 (Previously presented): A memory module as recited in claim 34, wherein each communication channel portion comprises a plurality of conductors that follow a substantially linear path across the substrate.

Claim 38 (Previously presented): A memory module as recited in claim 34, wherein each communication channel portion comprises a plurality of conductors having lengths that are approximately equal.